TTTC Web Site         

Standards


The Test Technology Technical Council supports the development and maintenance of the following IEEE standards:

An overview of Test Technology standards:

  • IEEE 1149.1:
  • Test Access Port and Boundary-Scan
    Christopher J. CLARK, Cclark-at-intellitech-dot-com
  • IEEE 1149.4:
  • Mixed Signal Test Bus
    Bambang SUPARJO, bambang_suparjo@mentor.com
  • IEEE 1149.6:
  • Boundary Scan Testing of Advanced Digital Networks
    Bill EKLOW, beklow@cisco.com
  • IEEE P1149.7:
  • Standard for Reduced-pin and Enhanced-functionality Test Access Port and Boundary Scan Architecture
    Robert OSHANA, robert.oshana@freescale.com
  • IEEE 1450-1999:
  • Standard Tester Interface Language (STIL)
    Gregory MASTON, gmaston@synopsys.com
  • IEEE 1450.1:
  • Extensions to STIL for Semiconductor Design Environment
    Tony TAYLOR, t.taylor@ieee.org
  • IEEE 1450.2-2002:
  • Extensions to STIL for DC Level Specification
    Gregg WILDER, gwilder@ti.com
  • IEEE P1450.3:
  • Extensions to STIL for Tester Target Specification
    Tony TAYLOR, t.taylor@ieee.org
  • IEEE P1450.4:
  • Extensions to STIL for Test Flow Specification
    Doug SPRAGUE, dsprauge@us.ibm.com
    Jim O'REILLY, jim_oreilly@ieee.org
  • IEEE P1450.6-1:
  • Standard for Describing On-Chip Scan Compression
    Bruce CORY, bcory@nvidia.com
  • IEEE P1450.6-2:
  • Standard for Memory Modeling in Core Test Language (CTL)
    Saman ADHAM, saman@logicvision.com
  • IEEE 1450.6-2005:
  • Extensions to STIL for Core Test Language (CTL) Support
    Rohit KAPUR, rkapur@synopsys.com
  • IEEE P1450.7:
  • Extensions to STIL for Analog and Mixed Signal Environments
    Jean-Louis CARBONERO, jean-louis.carbonero@st.com
  • IEEE 1500:
  • Embedded Core Test
    Yervant ZORIAN, y.zorian@computer.org
  • IEEE 1532:
  • In-System Configuration of Programmable Devices
    Neil JACOBSON, neil.jacobson@xilinx.com
  • IEEE P1581:
  • Static Component Interconnection Test Protocol and Architecture (SCITT)
    Heiko EHRENBERG, h.ehrenberg@goepel.com
  • IEEE P1687:
  • IJTAG
    Kenneth POSSE, kepos@comcast.net
    Alfred CROUCH, al.crouch@inovys.com
  • IEEE P1838:
  • Test Access Architecture for Three-Dimensional Stacked Integrated Circuits
    Erik Jan Marinissen, erik.jan.marinissen@imec.be

    For information on this information server, please contact the Webmaster
    This page last updated: Nov. 18, 2013  —  tttc@computer.org
        Stay Connected
                  Mailing List
        Next Events
  • ATS 2014: November 16, 2014
  • IDT 2014: December 16, 2014
  • DATE 2015: March 09, 2015
  • LATS 2015: March 25, 2015

        Next Deadlines
  • LATS 2015: (Submission)
    November 14, 2014
  • DATE 2015: (Camera ready)
    November 28, 2014
  • LATS 2015: (Camera ready)
    January 16, 2015